CVE-2026-98946: drm/vc4: Disable the V3D interrupt across runtime suspend

Published Oct 23, 2026
·
Updated

In the Linux kernel, the following vulnerability has been resolved:

drm/vc4: Disable the V3D interrupt across runtime suspend

vc4irqdisable() masks the V3D interrupt sources and then calls synchronizeirq() before the V3D is powered down. However, by itself, this is not enough to quiesce the interrupt handler.

synchronizeirq() waits for handlers that have already set IRQDIRQINPROGRESS, and for irqchips reporting IRQCHIPSTATEACTIVE. A GIC interrupt chip is able to mark an interrupt active as soon as a CPU acknowledges it, so there these checks cover the whole dispatch path. On RPi 0-3, however, the interrupt controller is ARMCTRL, which has no active state. A CPU that has read the hwirq out of the pending register but has not yet reached handlelevelirq() stays invisible to synchronizeirq().

During a power transition, vc4irq() may therefore run after the power domain is off, where every V3D register read will return 0xdeadbeef. 0xdeadbeef has FLDONE, FRDONE and OUTOMEM set. This problem doesn't trigger NULL pointer dereference issues only because the functions vc4irqfinishbinjob() and vc4irqfinishrenderjob() return early when there is no job pointer, but OUTOMEM is still able to schedule vc4overflowmemwork() after vc4irqdisable() has already cancelled it.

Therefore, fix the spurious interrupts by disabling the interrupt line across the PM transition. To preserve the enable/disable balance, move vc4irqinstall() and request the IRQ line disabled before the first runtime resume.

Affected Software

1 affected component
Linux Linux kernel

Remediation

Recommended actions to resolve this vulnerability, in priority order.

  1. Configuration

    Disable the V3D interrupt line across runtime suspend and re-enable it after runtime resume.

    V3D interrupt interrupt enable state during runtime suspend = disabled
  2. Operational

    Call synchronize_irq() before powering down the V3D device to quiesce interrupt handlers across the power-management transition.

Event History

Oct 23, 2026
CVE Published
via MITRE·12:19 PM
Data Sourced
via MITRE·12:19 PM
Description

Contact

SecAlerts Pty Ltd.
132 Wickham Terrace
Fortitude Valley,
QLD 4006, Australia
info@secalerts.co
By using SecAlerts services, you agree to our services end-user license agreement. This website is safeguarded by reCAPTCHA and governed by the Google Privacy Policy and Terms of Service. All names, logos, and brands of products are owned by their respective owners, and any usage of these names, logos, and brands for identification purposes only does not imply endorsement. If you possess any content that requires removal, please get in touch with us.
© 2026 SecAlerts Pty Ltd.
ABN: 70 645 966 203, ACN: 645 966 203